Abstract-This paper presents a novel three-phase series resonant parallel loaded resonant converter topology for radio frequency applications. The proposed converter is capable of producing a series of "long pulses" as output voltage, each one lasting 1 ms in time. Three individual single-phase resonant stages are able to independently operate in conjunction with three separate single-phase output rectification stages. Due to this important feature, the converter has a strong ability of rejecting the influence of unbalance in the resonant tanks. A proportional-integral + repetitive control strategy has been used for the output pulsed voltage regulation, resulting in a fast rise time, a reduced overshoot, and a constant amplitude. The soft switching of semiconductor devices is ensured at full power by a combined frequency and phase shift modulation, even in the presence of large tank unbalances.
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I. INTRODUCTION

P
OWER supplies for RF applications (for example, in highenergy physics accelerators) are required to generate a series of fast-rising and ripple-free voltage pulses, in order to power the RF tube. Typical output rated values are 25 kV 10 A, with peak power of 250 kW, pulse length of 1 ms, and duty cycle of 10%. The pulse magnitude needs to be strictly stable, i.e., no shoot or droop, so that any variation in it has a limited and acceptable influence on the acceleration experiment.
The current generation of those power supplies is based on 50-/60-Hz line frequency technology [1] , [2] . A large dc-link bank is switched into the load through high-voltage semiconductor devices. A bouncer circuit is utilized to compensate the dc-link droop and thus maintain the pulse amplitude flat. For the purpose of load protection, a crowbar circuit is also needed C. Ji, P. Zanchetta, and J. to dissipate the stored energy to earth rapidly. However, there are few disadvantages to such an approach. The use of the line frequency technology demands bulky transformers and filters to meet the stringent application requirements, whereas current and future applications need a great reduction in the system size. In addition, the specifications on the pulse quality are becoming more and more demanding, whereas the impact of these power supplies on the grid is becoming more tightly regulated. At the moment, the system regulations and specifications cannot be met by the available topology maintaining acceptable cost and size of the equipment. Furthermore, the elimination of the crowbar circuit is desirable and attractive in future power supplies [3] . Therefore, new approaches are strongly encouraged to revolutionize these power supply designs. In the last decade, resonant converter technology has been considered for long-pulse generation systems, due to its softswitching characteristic at high operating frequency. The main advantages of soft switching are low switching stresses and high conversion efficiency, whereas the high-frequency operation ensures smaller volume and lighter weight of passive components. Moreover, low stored energy values and large voltage amplification ratios are also significant added values [4] - [6] .
A three-phase series resonant parallel loaded (SRPL) resonant converter solution for RF applications is first discussed in [3] , alongside with design choices and simulation results; its experimental performance rated at 250 kW is instead presented in [7] . The soft switching of semiconductor devices is ensured by a combined frequency and phase shift (CFPS) modulation. To assess the semiconductor losses and reliability, a single-phase variant is also considered in [8] , and infrared measurements of the insulated-gate bipolar transistor (IGBT) surface temperatures during transient operation are presented in [9] . Generally, a feedforward control approach is utilized to regulate the output voltage pulses. However, the feedforward solution presents two main limitations. One is that it requires considerable tuning work to obtain a voltage pulse of acceptable quality (i.e., short rise time and constant amplitude). Another is that, in case of parameters variations, it is unable to react to the change and modify the output accordingly. Hence, the tuning procedure needs to be repeated. With the aim of overcoming those limitations, a multivariable state feedback controller is proposed in [10] , whose design is based on a direct-quadrature (DQ) modeling technique. However, the performance of this topology is quite sensitive to resonant tank unbalances. As experienced in [10] , any small physical discrepancy, e.g., 2%, between tank elements leads to a large output ripple (12%), which means that the output voltage pulse does not satisfy the standards requirements for this application. In addition, the unbalance also affects the converter modulation and thereby compromises the power devices soft switching.
This paper investigates a three-phase SRPL resonant converter structure to overcome the aforementioned limitations, comprising three individual single-phase resonant stages capable of working independently to reduce the influence of the tank unbalance. The DQ modeling approach is utilized to model the converter, whereas a proportional-integral (PI) + repetitive control (RC) strategy is proposed for the output voltage pulse regulation, resulting in a fast rise time, a small overshoot, and a constant pulse amplitude. Owing to the CFPS modulation acting independently on each phase, the devices soft switching is always maintained, even in the presence of large tank unbalances. In order to validate the effectiveness of the proposed converter and control structure, a reduced scale prototype converter has been developed to produce 3-kW 375-V 1-ms voltage pulses. Fig. 1 shows the structure of the proposed converter. An active three-phase pulsewidth modulation (PWM) rectifier is utilized to charge a dc-link capacitor bank. Three H-bridge inverters are implemented to produce three square-wave voltages (V TA , V TB , and V TC ) with variable frequency and duty cycle due to the CFPS modulation. A resonant tank and a step-up transformer are employed in each phase to boost the voltage to the level that is required by the load. Three single-phase rectifiers plus LC filters are adopted to attain a low-ripple output, and the filter capacitors are connected in series to supply the load.
II. CONVERTER STRUCTURE AND DESIGN
A. Converter Structure
The dc-link capacitor bank provides all the energy used for pulse generation and is charged back to 100% of its rated value by the PWM rectifier between two pulses. Since the PWM rectifier can be operated with unity displacement power factor and high quality currents, the influence on the utility supply can be significantly minimized in comparison with the traditional approaches [7] . A mutual phase shift of 120
• has been set among the three square-wave voltages to achieve ripple cancellation on the load side. A SRPL resonant tank topology has been selected since it is particularly suitable for high-voltage long-pulse applications [3] . With the individual rectifier and filter, the H-bridge inverters are able to operate independently on each phase, so that the CFPS modulation can be decoupled and, thus, soft switching of semiconductor devices can be always retained.
B. Prototype Converter Design
During each pulse, a voltage droop of 25% has been allowed for the dc-link voltage, a value that has been considered as a compromise between the capacitor bank volume and the system VA rating. To compensate for the effect of the dc-link droop, the implemented control will increase the modulation index (MI) of the H-bridge inverters from the beginning to the end of the pulse generation accordingly. A tank quality factor Q of 2.5 has been selected to retain the assumption of a sinusoidal tank voltage. Since a reduced scale prototype is simulated and implemented, the turns ratio of the transformers is chosen to be 1 : 1 for simplicity. To further simplify the mathematical model, the output rectifying stage (including the transformer, the rectifier, the filter, and the equivalent dc load) has been replaced by an equivalent ac resistor R AC , as shown in Fig. 2 . Under the assumption of ideal elements and the absence of harmonic components in the load current, the expression of the equivalent ac resistor is derived as in (1), where N is the transformer turns ratio (primary turns over secondary turns), i.e.,
The quality factor and the natural frequency of the resonant tanks, respectively, are given as
From the design values of Q and ω r , the inductor and the capacitor of the resonant tanks can be derived as follows: Three output LC filters have been finally designed to improve the quality of the voltage pulse, based on the specifications requirements. Table I summarizes the main parameters of the implemented reduced scale converter.
III. MODELING
The modeling process for resonant converters needs to take into account the high-frequency state variables introduced by the resonant stage. Authors in [11] demonstrated that the DQ modeling technique can represent the resonant converter dynamics and the steady-state behavior accurately. Therefore, this approach has been used to model the three-phase SRPL resonant converter proposed in [10] .
In this work, the DQ modeling solution has also been adopted to analyze the proposed converter. Considering that the input three-phase active rectifier is modulated to charge the dc-link capacitor only when the output voltage pulse is null, it has been excluded from the model. Assuming that ideal electrical elements are implemented, unbalances among the resonant tanks and leakage inductances of the high-frequency transformers can be neglected. Following a similar procedure presented in [10] , the DQ model for the proposed resonant converter has been derived, as shown in Fig. 3 , where V d is the peak amplitude of the fundamental component of the tank input voltage; ω is the converter operating frequency; and K, K 1 , and V out are defined as Based on this equivalent model, the state-space description of the proposed converter can be derived as in (9), where
T represents the state variable vector, and V d is the only input. Thus, 
Matrix C can be obtained by the linearization of (8) at the nominal steady-state operating point (i.e., ω is chosen at the resonant frequency) in which results E d0 = −0.5954 and E q0 = 191.1.
In order to validate the provided DQ state-space modeling, two MATLAB simulations have been tested: one implementing the entire converter circuit as in Fig. 1 and the second the developed DQ model. Simulations have been undertaken in an open-loop case with a step-down change in the input voltage (i.e., the dc-link voltage changes from 62 to 40 V at 0.5 ms). Fig. 4 shows the perfect match in the dynamic responses of the two models, which confirms the accuracy of the DQ modeling.
It has to be pointed out that the DQ model needs to be carefully used when designing the converter control. Since the converter operating frequency ω (i.e., frequency of V TA , V TB , and V TC ) is a parameter of matrix A, the use of variable frequency operation brings continuously changing dynamics of the converter. Although the range of the operating frequency is relatively small (from 24 to 22 kHz), a small difference in the system dynamics can introduce model uncertainty, which will downgrade the performance of the closed-loop control. Moreover, ideal electrical elements have been assumed when carrying out the modeling. In reality, the three resonant tanks will not be identical due to commercial component tolerances. Eventual physical discrepancy between resonant tanks also leads to a reduction in modeling accuracy. Both of these model uncertainties will be discussed more in detail in Section IV.
IV. PULSED VOLTAGE CONTROL
As a power supply used for RF applications, the following requirements are imposed to the output voltage control of the proposed converter.
1) The pulse rise time should be less than 100 μs.
2) The pulse overshoot should be less than 3%.
3) The pulse amplitude should be maintained flat along, even if the dc-link voltage drops considerably. The use of traditional controllers, such as PI or PID, on their own is not sufficient to achieve a successful implementation, due not only to model uncertainties but also to the high control bandwidth required. A state-space multivariable feedback controller was developed in previous research work [10] . Although the controller can regulate the voltage amplitude effectively, the pulse rise time was longer than expected. With the aim of achieving both dynamics and steady-state requirements, a PI + RC strategy is proposed for the output voltage regulation.
A. RC Theory
RC represents a promising control solution for feedback systems that are subject to periodic inputs [12] . Based on the internal model principle (IMP) [13] , it uses the error signal of the previous cycle to improve the performance of the current cycle. Theoretically, with a suitably designed RC, the output of a stable feedback system can track the periodic reference or/and reject the exogenous periodic disturbance with zero steady-state error, even in the presence of model uncertainties [14] . Fig. 5 shows the proposed PI + RC voltage control strategy. The structure of the plug-in type RC is highlighted in detail, where K RC is the repetitive learning gain, z −M is the delay line, Q(z) is the robustness filter, and G f (z) is the stability filter. M is the ratio between the pulse period T p and the sampling time T S . The RC transfer function is presented as
Taking RC into account, the system closed-loop transfer function can be derived as in (11), shown at the bottom of the page.
Similarly, the disturbance transfer function can be derived as in (12) , shown at the bottom of the page.
Combining (12) with (11), the error transfer function for the overall system is expressed in (13) , shown at the bottom of the page. According to the small gain theorem [15] , two sufficient stability conditions for the plug-in RC system are derived as follows.
1) The roots of 1 + G C (z)G P (z) stay within the unit circle.
2) Relation (14) is guaranteed for all frequencies below the Nyquist frequency ω nyq , i.e.,
S(e
Assuming that the two stability conditions are both satisfied, the overall control system is adequately stable. Considering Q(z) is chosen to be 1 (i.e., including the pure internal model), it can be concluded that
Equation (15) implies that zero tracking error can be achieved at each sampling point in steady state for any periodic reference or/and disturbance, if its frequency is below ω nyq .
B. Control Design
The PI controller is first of all designed to satisfy the first stability condition in Section IV-A. The closed-loop damping factor is chosen as 0.9 for a close-to-critical damping, whereas the closed-loop natural frequency is chosen as 2 kHz to ensure good dynamic response. During the control design, a unity delay (1/z) has been considered to represent the control software computation time. Fig. 6 shows the step response of the closedloop control system without RC. Due to the large damping ratio, the rise time of the pulse is about 225 μs, which exceeds the specification requirement. However, since any overshoot at the pulse beginning is undesirable, decreasing the damping ratio is not recommended.
The aim of RC is to reduce the pulse rise time cycle by cycle, eventually toward the converter physical limitation, while the pulse overshoot must remain small. For the proposed converter, Step response of the closed-loop control system without RC. the physical lower limit for the output pulse rise time (which is obtained by feeding the maximum input voltage to the tanks at the start of the pulse) is calculated as approximately 50 μs. As illustrated in Fig. 7 , the difference between the ideal pulse and the output pulse regulated by the PI controller can be treated as a periodic error. According to the IMP, zero tracking error can be achieved in steady state if the periodic error signal is included inside the stable closed-loop system.
The RC design requires careful considerations and needs to satisfy the second stability condition in Section IV-A. Since the open-loop poles of the RC are on the stability boundary [14] , the overall system is sensitive to unmodeled dynamics. The use of the robustness filter Q(z) is to modify the internal model, which effectively increases the system stability margin. A close-to-unity constant has been chosen in this work, due to its simple implementation. The value is chosen as a compromise between the need for tracking accuracy and system robustness [14] . The stability filter G f (z) is used to ensure that the overall system is stable after the introduction of RC. It is often designed as the inverse of the closed-loop transfer function or a zero phase error tracking compensator [16] . A time advance unit has been adopted here as a simple structure for G f (z). The time advance step and the RC gain K RC can be designed by examining the locus curves of (14) in a Nyquist diagram. If the magnitude of the term S(e jωTs ) stays within the unity circle centered at (0, 0) for the entire frequency range up to ω nyq , the plug-in RC system is stable. Fig. 8 shows the locus curve of S(e jωTs ) with G f (z) = z 4 , Q(z) = 0.95, and K RC = 0.8, whereas the frequency varies. All the controller parameters are summarized in Table II . 
V. MODULATION
It has been demonstrated that with the use of frequency modulation or phase shift modulation alone, it is not possible to maintain the soft switching of semiconductor devices throughout the whole pulse period [3] , [10] . For the power levels at which such converters will be used, devices hard switching leads to a steep increment on the switching losses. This would make the proposed solution technically unfeasible for RF applications. The CFPS modulation approach is then selected to control the H-bridge inverters and ensure soft switching.
A. CFPS Modulation Description
Because the resonant tank is selective (Q = 2.5) and the H-Bridges switching frequency is reasonably close to the resonant frequency, only the fundamental component of the squarewave voltages is considered to drive the input of the tank (fundamental mode approximation). According to the ac equivalent circuit shown in Fig. 2 , the phase shift ψ between the fundamental input tank voltage and current can be derived as in (16) , where F is the ratio between the switching frequency and the tank resonant frequency, i.e.,
The MI, for a phase and frequency regulated resonant converter with zero current switching, is given as In order to highlight the switching transition, Fig. 9 presents a circuit diagram of one H-bridge inverter, whereas Fig. 10 shows the theoretical switching waveforms using the CFPS control, where V AN and V BN are the output voltages from the two halves of the inverter; V T is the tank input voltage; V Tf is the fundamental component of V T ; I T is the tank input current; I T1 , I T2 , I T3 , and I T4 are the IGBT currents; and I D2 and I D4 are the currents through the antiparallel diodes.
It can be noted that the phase shift Φ between the two halves of the H-bridge is set as twice of ψ; hence, the IGBTs in the lower pair (T2 and T4) are always switched at the zero crossing point of the tank current, whereas the IGBTs in the upper pair (T1 and T3) have the soft switching on and hard switching off. A snubber capacitor can be placed across the devices in order to slow down the rate of voltage rise and hence achieve an operating condition that is close to zero-voltage switching (ZVS) off [8] . Consequently, soft switching can be obtained in all the IGBTs.
B. CFPS Modulation Implementation
In order to implement the CFPS modulation, the MI should be determined, which is defined in a way that it is equal to 1 when the resonant tank is fed by the maximum V T , i.e., Φ is set to 0. Based on the generated feedback control signal V C and the instantaneous dc-link voltage V dc returned by the measurement, MI can be evaluated by using
With the derived MI and the known Q, the corresponding value of F can be calculated through (17). In the experimental verification, a polynomial is used to approximate (17) and calculate the value of F more efficiently to reduce the software computation burden. The corresponding phase shift Φ can be obtained by solving (16) . Therefore, both the frequency and the duty cycle of the tank input voltage have been determined. Fig. 11 shows the overall modulation block diagram with balanced resonant tanks. Assuming that the physical discrepancy between three resonant tanks is reasonably small (less than 2%), a uniform switching frequency signal (i.e., for the three triangular waves) is employed to generate the gate signals for the three H-bridges. A mutual phase shift of 120
• is set in the triangular waves to achieve ripple cancellation.
In this paper, the converter is also tested to operate in the case of largely unbalanced resonant tanks. Under this condition, individual frequency and phase shift control signals are applied to modulate the three H-bridges in each phase, according to the corresponding resonant frequencies and quality factors. Fig. 12 shows the overall modulation block diagram in the case of unbalanced resonant tanks. 
VI. SIMULATION AND EXPERIMENTAL RESULTS
In order to illustrate the performance of the proposed threephase SRPL resonant converter and validate the effectiveness of the PI + RC control method, experimental results obtained using a reduced scale prototype converter (shown in Fig. 13 ) are presented and compared with simulation. The converter is tested with balanced and unbalanced resonant tanks to reveal its capability of overcoming the unbalance influence. Table III presents the unbalance conditions introduced by altering the values of the three resonant inductors.
The digital control platform is composed of a digital signal processor (DSP, C6713DSK) and a field programmable gate array (FPGA, ProASIC3). The DSP handles all the calculation and implements the converter software protections, whereas the FPGA performs the analog-to-digital conversion and the gate signals generation. An HPI daughtercard is utilized to provide the interface between the host personal computer and the DSP.
A. Balanced Condition
The converter is, at first, tested in standard operating conditions with three balanced resonant tanks. It is worth mentioning that even if the three resonant inductors are very carefully designed, obtaining a perfect match in the inductance value on the three phases is an extremely challenging task. In the case of the implemented prototype, the lowest achieved difference in the resonant inductance values is 1%. This small unbalance is difficult to physically eliminate. In addition, small differences among different components of the same commercially available capacitors are very probable to occur.
Figs. 14 and 15 show the simulation and experimental results for the dc-link voltage and the output voltage pulse, respectively, in the first repetition, where only the PI controller is active. The converter is enabled to produce the pulse at the time instant of 0.5 ms. With the PI controller alone, the amplitude of the voltage pulse is maintained well flat, whereas the dc-link constantly drops to 26%. Due to the individual rectifying stage, the influence of the tank element discrepancy is significantly reduced. The peak-to-peak voltage ripple is about 0.5%, which meets the specification of the application. However, the rise time is much longer than required, which implies the necessity of RC. Simulation and experimental results show a very good match between each other, therefore validating the system modeling.
RC takes action from the generation of the second voltage pulse and reaches its steady state at around the sixth cycle. Figs. 16 and 17 show the simulation and experimental results of the second and tenth output pulses, respectively. Clearly, with the aid of RC, the pulse rise time has been improved cycle by cycle and eventually pushed toward the physical limitation of the converter, whereas the overshoot remains negligible. The rise time of the tenth pulse measured by the oscilloscope is about 58.5 μs. In order to validate the CFPS modulation, Figs. 18 and 19 show the simulation and experimental switching waveforms of the three resonant tanks, respectively. The plotting window is chosen around the center of the tenth pulse (from 0.75 to 1.25 ms).
It can be seen that the phase shift between the three tank voltages is maintained at 120
• due to the uniform switching frequency in the three H-bridge inverters. The IGBTs in the lower pair are always switched at the zero crossing point of the tank current, whereas the ones in the upper pair have soft switching on and hard switching off. In a practical application, a snubber capacitor can be utilized to achieve ZVS off. Consequently, soft switching can be obtained at full power in all the IGBTs. The experimental results present a very close match with the simulation results and theoretical waveforms presented in Section V.
B. Unbalanced Conditions
In order to test the capability of the proposed converter to reduce resonant tank unbalance influence, extreme unbalanced conditions have been created in the power supply prototype. By adjusting the air gaps of the three resonant inductors, large random unbalances have been introduced, as Table III shows. The three independent CFPS modulations on each phase have been updated according to the new resonant tanks characteristics.
Figs. 20 and 21 show simulation and experimental results depicting the first and tenth generated pulses, respectively. Due to the decoupled control and modulation of the three H-bridges, the proposed converter still works soundly even in the presence of large unbalances. The amplitude of the pulse is constant and well regulated during the dc-link voltage droop, whereas the rise time is significantly improved by means of the RC.
However, the voltage pulses present an increased and varying peak-to-peak ripple in comparison with the balanced condition. This is caused by the individual CFPS modulation. In fact, they produce, in this case, different switching frequencies among the three phases, such that the initial 120
• phase shift constantly changes causing a reduction in the ripple cancellation. The maximum ripple level is about 5%, which occurs when the three tank voltages are in phase. The figures also show a good correlation between simulation and experimental results.
Figs. 22 and 23 show the simulation and experimental switching waveforms of the three resonant tanks in the presence of large tank unbalances, respectively. Based on the CFPS modulation procedure implemented on each phase, soft switching of IGBTs is maintained throughout the pulse generation producing high conversion efficiency. It can be noted that the tank current of Phase A has a larger amplitude than the other two, and thus, Phase A contributes more than one third of the output power. This is caused by the large negative unbalance introduced into the resonant inductor. Since the quality factor is inversely proportional to the square root of the resonant inductance, the negative unbalance has increased the quality factor of Phase A. For the same output power, the larger the quality factor, the higher the tank current. It is really important therefore, in the design phase of practical applications, to ensure that specific safety margins for power devices rating are respected.
VII. CONCLUSION
A three-phase SRPL resonant power converter has been designed and implemented in this research work and has been demonstrated to be effective for generation of long voltage pulses in RF applications. Three individual single-phase resonant stages are capable of operating independently to reduce the influence of eventual resonant tank unbalance. A PI + RC control strategy, particularly designed for the application, has been proposed and tested, which allows achieving good dynamics and steady-state performance. Soft switching of semiconductor devices is achieved throughout the whole pulse, even in the presence of large tank unbalances. Simulation and experimental results demonstrate the feasibility of the proposed pulsed power supply and show significant improvements in the generated voltage pulse quality and the conversion efficiency compared with previous solutions.
